IAP9 Rec'd POT/PTO 22 DEC 2009

S/N Unknown PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Xavier Vera et al.

Examiner:

Unknown

Serial No.:

Unknown Unknown Group Art Unit:
Docket:

Unknown P22414

Filed: Title:

· t. ; .

CLUSTERED VARIATIONS-AWARE ARCHITECTURE

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 et. seq., the referenced materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicants respectfully request that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicants request that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicants with the next official communication.

Respectfully submitted,

XAVIER VERA ET AL. By his Representatives, Caven & Aghevli LLC

Date 12/22/05

Ву_

Ramin Aghevli Reg. No. 43,462

(720) 840-6740

IAPP REC'I PCT/PTO 2.2 DEC 2003 PTO SBOOK (07-05) Approved for use through 7/31/2008, OMB 0831-0231 US PREM'A Trademin Office U.S. DEPARTAENT OF COMMERCE

				Under the Paperwork Reduction Act of 1995, no persons are	required to respond to a collection of information unless it contains a valid OMB control number	
Substitu	ite for form 1449A/PTO					
INFO	RMATION DISC	CLOS	URE	Complete if Known		
STAT	STATEMENT BY APPLICANT			Application Number	Unknown	
				Filing Date	December 22, 2005	
				First Named Inventor	Vera, Xavier	
				Art Unit	Unknown	
				Examiner Name	Unknown	
((Use as many sheets as ne	ecessary)				
Sheet	1	of	2	Attorney Docket No: F	P22414	

	US PATENT DOCUMENTS						
Examiner Initial *	Cite No	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Filing Date If Appropriate		

	FOREIGN PATENT DOCUMENTS					
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	T²		

	OTHER DOCUMENTS NON PATENT LITERATURE DOCUMENTS					
Examiner Initials*	Cite No ¹	include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposlum, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²			
/D.B./		BORKAR, SHEKHAR, et al., "Parameter Variations and Impact on Circuits and Microarchitecture", DAC 2003, Copyright 2003 ACM 1-58113-688-9/06/0006,(June 2-6, 2003), 338-342				
/D.B./		BROOKS, DAVID et al., "Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance", Fifth International Symposium on High-Performance Computer Architecture (HPCA-5), (January 1999), 10 pages				
/D.B./		ERNST, DAN, et al., "Razor: A Low-Power Pipline Based on Circuit-Level Timing Speculation", Proceedings of the 36th International Symposium on Microarchitecture (MICRO-36'03), (2003), 12 pages				
/D.B./		IYER, ANOOP, et al., "Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors", International Conference on Computer Architecture Proceedings of the 29th annual international symposium on Computer architecture, (2002), 158-168				
/D.B./		MAGKLIS, GRIGORIOS, et al., "A FREQUENCY AND VOLTAGE SCALING ARCHITECTURE", Intel Ref #: P20449; Application Filed: November 29, 2004; Serial #: 10/999,786, 19 pgs.				
/D.B./		MAGKLIS, GRIGORIOS, et al., "Frontend Frequency-Voltage Adaptation for Optimal Energy-Delay", <u>22nd IEEE International Conference on Computer Design: VLSI in Computers & Processors (ICCD 2004), San Jose, CA, USA, Proceedings. IEEE Computer Society 2004, (October 11-13, 2004), 250-255</u>				

EXAMINER	/Dennis Butler/	DATE CONSIDERED	10/29/2008

10/562189 IAP9 Rec'd PCT/PTO 22 DEC 2005

PTO/SB/08a(07-05)
Approved for use through 7/31/2008, OMB 0851-0031
US Petent & Trademark Office; U.S. DEPARTMENT OF COMMERCE

Substitu	ute for form 1449A/P	го			
INFO	RMATION	ISCLOSURE	Complete if Known		
STATEMENT BY APPLICANT			Application Number	Unknown	
			Filing Date	December 22, 2005	
			First Named Inventor	Vera, Xavier	
			Art Unit	Unknown	
			Examiner Name	Unknown	
	(Use as many sheets	s as necessary)			
			Attorney Docket No: F	P22414	

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No ¹	Include name of the author (In CAPITAL LETTERS), title of the article (when appropriate), title of the Item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
/D.B./		RESTLE, PHILLIP J., et al., "Timing Uncertainty Measurements on the Power5 Microprocessor", 2004 IEEE International Solid-State Circuits Conference, ISSCC 2004/ Session 19/ Clock Generation and Distribution/19.7, (2004),8 pages	
/D.B./		SEMERARO, GREG, et al., "Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling", Proceedings of the 8th International Symposium on High-Performance Computer Architecture, (2002), 12 pages	
/D.B./		UNSAL, OSMAN, et al., "SYSTEM AND METHOD FOR EXPLOITING TIMING VARIABILITY", Intel Ref #:P21398; Application Filed: June 20, 2005, Serial #: 11/157,320., 31 pgs.	

EXAMINER /Dennis Butler/

DATE CONSIDERED

10/29/2008